Bucelot, T.J.: search on Z-Library

The world's largest scientific articles store. 70,000,000+ articles for free.

Don't use scam websites

1

A highly latchup-immune 1-µm CMOS technology fabricated with 1-MeV ion implantation and self-aligned TiSi2

Fang-Shi J. Lai, Wang, L.K., Yuan Taur, Sun, J.Y.-C., Petrillo, K.E., Chicotka, S.K., Petrillo, E.J., Polcari, M.R., Bucelot, T.J., Zicherman, D.S.

Journal:

IEEE Transactions on Electron Devices

Year:

1986

Language:

english

File:

PDF, 1.40 MB

english, 1986

2

[IRE 1985 International Electron Devices Meeting - ()] 1985 International Electron Devices Meeting - A highly latchup-immune 1 µm CMOS technology fabricated with 1 MeV ion implantation and self-aligned TiSi2

Lai, F.S., Wang, L.K., Taur, Y., Sun, Y.C., Petrillo, K.E., Chicotka, S.M., Petrillo, E.J., Polcari, M.R., Bucelot, T.J., Zicherman, D.S.

Year:

1985

Language:

english

File:

PDF, 320 KB

english, 1985

3

[IEEE International Symposium on VLSI Technology, Systems and Applications - Taipei, Taiwan (17-19 May 1989)] International Symposium on VLSI Technology, Systems and Applications - A low temperature 12 ns DRAM

Henkels, W.H., Lu, N.C.C., Hwang, W., Rajeevakumar, T.V., Franch, R.L., Jenkins, K.A., Bucelot, T.J., Heidel, D.F., Immediato, M.J.

Year:

1989

Language:

english

File:

PDF, 442 KB

english, 1989

4

[IEEE Symposium on VLSI Technology - Kyoto, Japan (1997.06.12-1997.06.12)] Symposium on VLSI Technology - A High Performance 0.25/spl mu/m CMOS

Shahidi,, Warnock,, Acovic,, Agnello,, Blair,, Bucelot,, Burghartz,, Crabbe,, Cre,, Coane,, Comfort,, Davari,, Fischer,, Canin,, Gittleman,, Keller,, Jenkins,, Klaus,, Kiewtniak,, L

Year:

1993

Language:

english

File:

PDF, 223 KB

english, 1993

5

[IEEE IEEE 2002 Custom Integrated Circuits Conference - Orlando, FL, USA (12-15 May 2002)] Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) - Loop-based interconnect modeling and optimization approach for multi-GHz clock network design

Xuejue Huang,, Restle, P., Bucelot, T., Yu Cao,, Tsu-Jae King,

Year:

2002

Language:

english

File:

PDF, 372 KB

english, 2002

6

A Resonant Global Clock Distribution for the Cell Broadband Engine Processor

Chan, S.C., Restle, P.J., Bucelot, T.J., Liberty, J.S., Weitzel, S., Keaty, J.M., Flachs, B., Volant, R., Kapusta, P., Zimmerman, J.S.

Journal:

IEEE Journal of Solid-State Circuits

Year:

2009

Language:

english

File:

PDF, 2.71 MB

english, 2009

7

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A Resonant Global Clock Distribution for the Cell Broadband-Engine¿ Processor

Chan, Steven, Restle, Phillip, Bucelot, Thomas, Weitzel, Stephen, Keaty, John, Liberty, John, Flachs, Brian, Volant, Richard, Kapusta, Peter, Zimmerman, Jeff

Year:

2008

Language:

english

File:

PDF, 767 KB

english, 2008

8

Photomagnetism of the triplet state of coronene

Charles J. O'Connor, Ekkehard Sinn, Thomas J. Bucelot, Bascom S. Deaver Jr.

Journal:

Chemical Physics Letters

Year:

1980

Language:

english

File:

PDF, 399 KB

english, 1980

9

Fabrication of high performance 512Kb SRAMs in 0.25 μm CMOS technology using x-ray lithography

R. Viswanathan, D. Seeger, A. Bright, T. Bucelot, A. Pomerene, K. Petrillo, P. Blauner, P. Agnello, J. Warlaumont, J. Conway, D. Patel

Journal:

Microelectronic Engineering

Year:

1994

Language:

english

File:

PDF, 485 KB

english, 1994

10

[IEEE 1992 Symposium on VLSI Technology Digest of Technical Papers - Seattle, WA, USA (2-4 June 1992)] 1992 Symposium on VLSI Technology Digest of Technical Papers - A high performance low temperature 0.3 mu m CMOS on SIMOX

Shahidi, G.G., Davari, B., Bucelot, T., Zicherman, D., McFarland, P., Fink, A., Brodsky, S., Pettrilo, K., Mazzeo, N., Lombardi, R., Rodriguez, M., Polcari, M., Ning, T.H.

Year:

1992

Language:

english

File:

PDF, 177 KB

english, 1992

11

[IEEE Symposium on VLSI Technology - Kyoto, Japan (1997.06.12-1997.06.12)] Symposium on VLSI Technology - A Room Temperature 0.1 /spl mu/m CMOS on SOI

Shahidi,, Blair,, Beyer,, Bucelot,, Buti,, Chang,, Chu,, Coane,, Comfort,, Davari,, Dennard,, Furkay,, Hovel,, Johnson,, Klaus,, Kiewtniack,, Logan,, Lii,, McFarland,, Mazzeo,, Moy

Year:

1993

Language:

english

File:

PDF, 179 KB

english, 1993

12

[IEEE International Electron Devices Meeting 1991 [Technical Digest] - Washington, DC, USA (8-11 Dec. 1991)] International Electron Devices Meeting 1991 [Technical Digest] - Enhanced performance of accumulation mode 0.5 mu m CMOS/SOI operated at 300 K and 85 K

Wang, L.K., Seliskar, J., Bucelot, T., Edenfeld, A., Haddad, N.

Year:

1991

Language:

english

File:

PDF, 321 KB

english, 1991

13

Loop-based interconnect modeling and optimization approach for multigigahertz clock network design

Xuejue Huang, Restle, P., Bucelot, T., Yu Cao, Tsu-Jae King, Chenming Hu

Journal:

IEEE Journal of Solid-State Circuits

Year:

2003

Language:

english

File:

PDF, 706 KB

english, 2003

14

[IEEE 2013 IEEE 31st VLSI Test Symposium (VTS) - Berkeley, CA (2013.4.29-2013.5.2)] 2013 IEEE 31st VLSI Test Symposium (VTS) - On-chip circuit for measuring multi-GHz clock signal waveforms

Jenkins, K. A., Restle, P., Wang, P. Z., Hogenmiller, D., Boerstler, D., Bucelot, T.

Year:

2013

Language:

english

File:

PDF, 215 KB

english, 2013

15

[IEEE 30th Annual Proceedings Reliability Physics 1992 - San Diego, CA, USA (1992.03.31-1992.04.2)] 30th Annual Proceedings Reliability Physics 1992 - Analysis of silicide process defects by non-contact electron-beam charging

Jenkins, K.A., Agnello, P.D., Bucelot, T.J.

Year:

1992

File:

PDF, 454 KB

1992

16

[IEEE 1991 Symposium on VLSI Technology - Oiso, Japan (May 28-30, 199)] 1991 Symposium on VLSI Technology - Process Integration for a 2ns Cycle/4ns Access 512K CMOS SRAM

Joshi, R., Klepner, S., Basavaiah, S., Ray, A., Petrillo, K., Mazzeo, N., Bucelot, T., Brodsky, S., Jaso, M., Brunner, T., Petrillo, E., Stein, K., Lii, T., Franch, R., Chappell, B., Chappell, T., Sch

Year:

1991

File:

PDF, 240 KB

1991

17

[AIP AIP Conference Proceedings Vol. 44 - ()] AIP Conference Proceedings - SQUIDs for measuring the magnetic properties of materials

Deaver, B. S., Bucelot, Thomas J., Finley, James J.

Year:

1978

Language:

english

File:

PDF, 821 KB

english, 1978

18

[IEEE 2015 Symposium on VLSI Circuits - Kyoto, Japan (2015.6.17-2015.6.19)] 2015 Symposium on VLSI Circuits (VLSI Circuits) - Resonant clock mega-mesh for the IBM z13TM

Shan, David, Restle, Phillip, Malone, Doug, Groves, Rob, Lai, Eric, Koch, Michael, Hibbeler, Jason, Kim, Yong, Vezyrtzis, Christos, Feder, Jan, Hogenmiller, David, Bucelot, Thomas

Year:

2015

Language:

english

File:

PDF, 1.10 MB

english, 2015

19

[IEEE 2014 IEEE International Solid-State Circuits Conference (ISSCC) - San Francisco, CA (2014.2.9-2014.2.13)] 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) - 5.3 Wide-frequency-range resonant clock with on-the-fly mode changing for the POWER8TM microprocessor

Restle, Phillip, Shan, David, Hogenmiller, David, Yong Kim,, Drake, Alan, Hibbeler, Jason, Bucelot, Thomas, Still, Gregory, Jenkins, Keith, Friedrich, Joshua

Year:

2014

Language:

english

File:

PDF, 2.65 MB

english, 2014

20

[IEEE IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging - Scottsdale, AZ, USA (23-25 Oct. 2000)] IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524) - CPAM: a common power analysis methodology for high-performance VLSI design

Neely, J.S., Chen, H.H., Walker, S.G., Venuto, J., Bucelot, T.J.

Year:

2000

Language:

english

File:

PDF, 297 KB

english, 2000

21

A 12-ns low-temperature DRAM

Henkels, W.H., Lu, N.C.C., Hwang, W., Rajeevakumar, T.V., Franch, R.L., Jenkins, K.A., Bucelot, T.J., Heidel, D.F., Immediato, M.J.

Journal:

IEEE Transactions on Electron Devices

Year:

1989

Language:

english

File:

PDF, 998 KB

english, 1989

22

Infrastructure requirements for a large-scale, multi-site VLSI development project

Rodgers, G. P., Bendrihem, I. G., Bucelot, T. J., Burchett, B. D., Collins, J. C.

Journal:

IBM Journal of Research and Development

Year:

2002

Language:

english

File:

PDF, 141 KB

english, 2002

23

Degradation of bipolar transistors under high current stress at 300 K

Wachnik, R. A., Bucelot, T. J., Li, G. P.

Journal:

Journal of Applied Physics

Year:

1988

Language:

english

File:

PDF, 1006 KB

english, 1988

24

[ACM Press the 15th ACM Great Lakes symposium - Chicago, Illinois, USA (2005.04.17-2005.04.19)] Proceedings of the 15th ACM Great Lakes symposium on VLSI - GLSVSLI '05 - Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution

Lopez, G. G., Fiorenza, G., Bucelot, T., Restle, P., Lanzerotti, M. Y.

Year:

2005

Language:

english

File:

PDF, 314 KB

english, 2005

25

Indium channel implant for improved short-channel behavior of submicrometer NMOSFETs

Shahidi, G.G., Davari, B., Bucelot, T.J., Ronsheim, P.A., Coane, P.J., Pollack, S., Blair, C.R., Clark, B., Hansen, H.H.

Journal:

IEEE Electron Device Letters

Year:

1993

Language:

english

File:

PDF, 227 KB

english, 1993

26

A 4-Mb low-temperature DRAM

Henkels, W.H., Wen, D.-S., Mohler, R.L., Franch, R.L., Bucelot, T.J., Long, C.W., Bracchitta, J.A., Cote, W.J., Bronner, G.B., Taur, Y., Dennard, R.H.

Journal:

IEEE Journal of Solid-State Circuits

Year:

1991

Language:

english

File:

PDF, 1.23 MB

english, 1991

27

[IEEE Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference - Santa Clara, CA, USA (12-13 June 1989)] Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference - Low-resistance submicron CVD W interlevel via plugs on Al-Cu-Si

Joshi, R.V., Brodsky, S.B., Bucelot, T., Jaso, M.A., Uttecht, R.

Year:

1989

Language:

english

File:

PDF, 598 KB

english, 1989

28

[IEEE 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (13-15 Feb. 1991)] 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - A 4 Mb Low-temperature DRAM

Henkels, W.H., Wen, D.S., Mohler, R.L., Franch, R.L., Bucelot, T.J., Long, C.W., Bracchitta, J.A., Cote, W.J., Bronner, G.B., Taur, Y., Dennard, R.H.

Year:

1991

File:

PDF, 345 KB

1991

29

[IEEE Workshop on Low Temperature Semiconductor Electronics - Burlington, VT, USA (7-8 Aug. 1989)] Proceedings of the Workshop on Low Temperature Semiconductor Electronics - Low temperature SER and noise in a high speed DRAM

Henkels, W.H., Lu, N.C.C., Hwang, W., Rajeevakumar, T.V., Franch, R.L., Jenkins, K.A., Bucelot, T.J., Heidel, D.F., Immediato, M.J.

Year:

1989

Language:

english

File:

PDF, 364 KB

english, 1989

To build up a library is to create a life. It’s never just a random collection of books.

— Carlos María Domínguez

Official channel

Z-Library Desktop Launcher

Z-Library Since 2009 support@z-lib.do

EnglishРусскийEspañolItalianoελληνικάاللغة العربيةBahasa IndonesiaBahasa Malaysiaहिन्दीDeutschFrançaisPortuguêsУкраїнськаPolski中文繁體中文日本語Tiếng ViệtAzərbaycan DiliՀայոց լեզուภาษาไทยTürk Diliქართველიবাংলাپښتوతెలుగుاردو한국어SrpskiБългарски